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Abstract
The next-generation very-high-energy (VHE) gamma-ray observatory, the Cherenkov Telescope Array, will
feature dozens of imaging atmospheric Cherenkov telescopes (IACTs), each with thousands of pixels of
photo-sensors. To be affordable and reliable, reading out such an array of up to a million channels requires
event recording technology that is highly integrated and modular, with a low cost per channel. We present
the design and performance of a chip targeted to this application: the TeV Array Readout with GSa/s
sampling and Event Trigger (TARGET). This application-specific integrated circuit (ASIC) has 16 parallel
input channels, a 4096-sample buffer for each channel, adjustable input termination, self-trigger functionality,
and tight window-selected readout. We report the performance of the first-generation version of this chip
(TARGET 1) in terms of sampling frequency, power consumption, dynamic range, current-mode gain, analog
bandwidth, and cross talk. The large number of channels per chip allows a low cost per channel ($10 to
$20 including front-end and back-end electronics but not including photosensors) to be achieved with a
TARGET-based IACT readout system. In addition to basic performance parameters of the TARGET 1
chip, we present a camera module prototype as well as a second-generation chip (TARGET 2), both of
which have now been produced.
Keywords: gamma-ray astronomy; imaging atmospheric Cherenkov telescopes; instrumentation; CMOS;
waveform sampling
PACS: 29.40.Ka, 95.55.Ka
1. Introduction
Next-generation imaging atmospheric Cherenkov
telescope (IACT) instruments such as the
Cherenkov Telescope Array (CTA [1]) aim to
achieve a 10-fold increase in sensitivity over the
current generation of Cherenkov telescopes for
γ-ray observations in the energy band from 40 GeV
to 200 TeV. Reaching this level of performance
will require 50-100 telescopes with as many as
one million total electronics channels to read out.
Specifically, short-duration (∼10 ns) output pulses
from an array of photodetectors at the focal plane
∗Corresponding authors: bechtol@slac.stanford.edu,
oxon@astro.isas.jaxa.jp, justinv@stanford.edu.
of each telescope must be digitized and read out by
the camera front-end electronics at sustained rates
up to 10 kHz1. Trigger rates of individual pixels
can be much higher and the decision of whether
to digitize and read out a telescope is made by
analyzing trigger signals within each telescope
(“camera trigger” [2, 3, 4]) and among multiple
telescopes (“array trigger” [5]).
Producing and operating the readout electronics
for an array with so many channels will require in-
dividual components with low cost and high relia-
bility compared to the current generation of tele-
1Typically all channels of a telescope are read out to-
gether, so this is the rate of both single-telescope and single-
pixel readout.
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scopes. Several design concepts are under con-
sideration to reduce the cost of the camera elec-
tronics while improving their performance. Sys-
tems based on multi-channel waveform sampling
ASICs are leading candidates for the front end of
such a low-cost electronics system. We developed
the TeV Array Readout with GSa/s sampling and
Event Trigger (TARGET) application-specific inte-
grated circuit (ASIC) prototype, optimized specifi-
cally for the CTA application. The TARGET chip
can both form its own triggers and receive exter-
nal triggers from a companion field-programmable
gate array (FPGA). Analog sampling occurs con-
tinuously, while digitization and readout occur only
when triggered. The compact TARGET design is
particularly well-suited to, but not limited to, the
densely pixelated focal planes of IACTs using dual-
mirror Schwarzchild-Couder [6] optics.
The ASIC design presented here is the natural
evolution of a series of ASICs that have been de-
veloped for radio neutrino detection [7, 8], record-
ing of photodetector output with precision tim-
ing [9, 10], and highly integrated photodetector
readout [11]. In order to meet the demands of
next-generation IACT arrays for very-high-energy
(VHE) gamma-ray astronomy, we draw upon this
ASIC development experience to optimize the de-
sign of such highly integrated, cost-effective read-
out. The TARGET ASIC can be compared with
the ARS (Analogue Ring Sampler) ASIC [12, 13]
used for ANTARES and H.E.S.S. I readout and the
SAM (Swift Analogue Memory) ASIC [14] used for
H.E.S.S. II readout. MAGIC uses DRS (Domino
Ring Sampler) chips [15] and VERITAS uses flash
ADCs [16].
Considering both scientific drivers and budget
constraints, the requirements for the camera elec-
tronics are as follows:
1. Sampling rate per channel : ≥ 1 GSa/s
2. Readout time per event: < 20 µs
3. Trigger latency tolerance: > 2 µs
4. Dynamic range: > 8 bits
5. Cost (w/out photosensor): < $20/channel
These design requirements are being met with the
TARGET series of chips, as will be described below.
The first version of the chip (TARGET 1) meets
most requirements but its dead time is somewhat
too large. This and other features will be improved
with TARGET 2. Section 2 provides an overview of
the TARGET 1 architecture including a description
of the sampling buffer organization, self-triggering
mechanism, and digitization methods. Section 3
describes the circuit board we used to evaluate the
performance of the TARGET 1 chip. Results of
these tests are presented in Section 4. Section 5 de-
scribes a prototype of an IACT front-end readout
camera module that we have produced. Section 6
presents the design of the next-generation chip in
the series, TARGET 2. We conclude with a sum-
mary in Section 7.
Results from performance testing of the TAR-
GET 1 chip, along with the expected performance
of the TARGET 2 chip, are summarized in Table 1.
2. Architecture
The TARGET ASIC has been designed to meet
the requirements described in Section 1. The
key features of the TARGET design are its high-
frequency (GSa/s) sampling, integrated trigger,
high channel multiplicity, and deep buffer. TAR-
GET also features multi-hit buffering capability.
For multi-hit buffering, the buffer is divided in two
and operated in ping-pong mode. This decreases
the dead time dramatically at the expense of halv-
ing the buffer depth.
An overview of the waveform sampling structure
for a single input channel is shown schematically
in Figure 1. Each TARGET chip can record 16
photodetector channels. Each channel has its own
switched capacitor array consisting of 8 rows of 512
storage cells, for a total of 4096 storage samples
per channel. In total, TARGET 1 contains 65,536
analog storage cells. A pedestal voltage (Vped) is
used to provide a DC offset to the AC input sig-
nals, because the ADCs digitize positive voltages.
Centering Vped in the middle of the ADC range al-
lows the largest dynamic range for AC signals.
In typical usage, the TARGET chip is interfaced
to an FPGA that provides all necessary configura-
tion and control signals. A single FPGA can con-
trol one or several TARGET chips depending on
the channel multiplicity requirements of the appli-
cation. Firmware running on the FPGA in turn
interfaces with data acquisition (DAQ) software on
a computer. This DAQ software configures the data
taking parameters, starts and stops acquisition, and
receives recorded events during acquisition.
As shown in Figure 1, each input channel has a
variable input termination resistance. This allows
varying the voltage gain for a photodetector out-
put that can be treated as a current source. The
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Table 1: Performance parameters of the first-generation chip (TARGET 1), as measured and reported here, as well as expected
performance of the second-generation chip (TARGET 2). In TARGET 1, both rising and falling edges of the Wilkinson ADC
oscillator are used, in order to achieve a counter speed of 445 MHz with a clock speed of 222.5 MHz. In TARGET 2, we use
one edge per cycle with a faster clock, such that both the oscillator and counter speeds are 700 MHz. The TARGET 2 analog
bandwidth is specified with a gain of 60 and 50 Ω impedance. In this table we define cross talk to be the ratio between digitized
signals (i.e. after signal attenuation due to analog bandwidth and AC saturation). In TARGET 2, cells must be digitized
in blocks of 32 but a fractional number of blocks can be read out from the chip after digitization. Dead time is expressed
as digitization time + readout time. Because the Wilkinson counters are implemented outside the ASIC (on an FPGA) in
TARGET 1, the ASIC itself has zero readout time. In TARGET 2, the counters are implemented inside the ASIC, so readout
time is required to transfer to the FPGA. Additional readout time may be incurred downstream of the FPGA with either chip
but depends on the system design and can be small. The readout time for TARGET 2 assumes we always transfer 12 bits
per sample plus 3 bits of overhead for addressing, so 48 samples × 15 bits at 100 Mbps = 7.2 µs of readout time per event.
The number of bits given for each digitization time is the total dynamic range, without subtracting noise to give the effective
dynamic range.
Parameter TARGET 1 TARGET 2
Channels 16 16
Dynamic range (bits) 9 or 10 up to 12
Sampling frequency (GSa/s) 0.7–2.3 0.2–1.8
3 dB analog bandwidth (MHz) 150 > 380
Cross talk at 3 dB frequency < 4% 1%
Buffer depth (cells per channel) 4,096 16,384
Wilkinson ADC counter speed (MHz) 445 700
Samples per digitization (block size) 16 32
Digitization time per block (µs) 1 (9 bit) or 2 (10 bit) 0.7 (9 bit) or 1.5 (10 bit)
Number of Wilkinson ADCs 32 512
Number of cells digitized simultaneously 16 cells x 2 channels 32 cells x 16 channels
Clock speed for serial data transfer (Mbps) - 100
Channels for simultaneous data transfer - 16
Dead time for 48 samples × 16 ch (µs) 24+0 (9 bit) or 48+0 (10 bit) 1.5+7.2 (9 bit) or 2.9+7.2 (10 bit)
Trigger outputs 1 (OR of 16 channels) 4 (each is analog sum of 4 channels)
1kVbias
Rsig
PMT
TARGET ASIC
buf
8 x 512 Sample Array
1 of 16
buf
S3S2S1
100 10k
Vped
Figure 1: Block diagram of a single channel of the TAR-
GET 1 ASIC, with the input coupling, termination, buffer
amplifier tree, and switched capacitor storage array shown.
Each TARGET chip consists of 16 such channels.
switches shown in Figure 1 can be configured in-
dividually by firmware to set the input impedance.
Because directly driving the net capacitance of 4096
storage cells would significantly limit the analog in-
put bandwidth, an analog buffer tree, consisting of
unity gain buffers, is used as shown.
The capture window (number of samples digi-
tized per waveform per channel) can be configured
in firmware and must be a multiple of 16-sample
blocks. In testing we have operated with both three
and four blocks per waveform (48 and 64 samples
per waveform, respectively).
Storing samples in each of the 8 rows of sample
capacitors may be done quasi-independently. Each
row has a dedicated control line (“enable” signal) to
enable its sampling. All even rows are connected to
a common “write strobe” and all odd rows are con-
nected to a separate write strobe. Continuous sam-
pling is achieved by alternating between driving the
odd and even timing strobes and cycling through
the row enable signals, as illustrated in Figure 2.
Figure 3 shows a block diagram of TARGET 1
and its interfaces with a sensor array and FPGA in
typical operation. Each of the 16 input channels has
3
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Figure 2: A simplified diagram of the TARGET 1 sampling
sequence. Sampling proceeds through the 8 capacitor rows
one by one. The state machine that drives this sampling
sequence is implemented in a companion FPGA.
a comparator circuit for self-triggering. Each chan-
nel has a comparator and the OR (digital sum) of
the individual comparator outputs provides a single
global trigger. An analog sum (multiplicity signal)
is also available. An external control voltage pro-
vides the analog comparator threshold for the trig-
ger. The same threshold is applied to all channels.
Future versions of the chip may allow some thresh-
old variation from channel to channel, in order to
compensate channel-to-channel gain variations in
photo-sensors. The polarity of the trigger output
signal is configurable. In addition to the internal
trigger, waveform digitization and readout can also
be initiated by an external trigger. In an IACT
camera, the external trigger will allow single-chip
TARGET triggers to flow up to a high-level trigger
decision followed by TARGET readout initiated by
an external trigger flowing back to the TARGET
chip. The higher level trigger decision can be made
either at the single-telescope or multiple-telescope
level. All channels are included in the trigger: there
is currently no capability to mask out dead or noisy
channels. The width of the trigger signal is tunable.
The layout of the switched capacitor array and of
the resulting waveform is shown in Figure 4. The
TARGET 1 buffer consists of 4096 sample capac-
itors for each of the 16 signal input channels. At
1 GSa/s, this provides a buffer depth of 4.096 µs
for each channel. The capacitors are arranged in 8
rows, with 32 columns per row. Sample acquisi-
tion proceeds from one column to the next within
each row, and from one row to the next when each
row is filled. Each row-column combination speci-
fies a block of 16 capacitors. Within each block,
sample acquisition proceeds from one capacitor to
the next. When a trigger occurs, several consecu-
tive blocks are digitized and read out to produce a
waveform.
The number of blocks read out per event can
be specified in firmware. Within a waveform, the
blocks of samples are referred to as segments.
While the term “block” refers to a physical set of
capacitors in the storage array, the term “segment”
refers to a set of 16 consecutive samples within
a waveform, without regard to which physical set
of capacitors acquired them. Some chip behaviors
vary according to block ID and some vary accord-
ing to segment ID. All quantities are indexed from
zero. For most of the tests reported here, 4 blocks
(64 samples) were read out per waveform.
Waveform digitization begins with the arrival of
a trigger signal. Digitization is performed with
Wilkinson analog-to-digital converters (ADCs).
The Wilkinson ramp works as follows: a ramp volt-
age is increased linearly until it equals the sam-
ple capacitor voltage. A 12-bit digital gray-code
counter is started when the ramp starts. When the
ramp voltage matches the capacitor voltage, a com-
parator stops the digital counter. The value of the
digital counter then provides the ADC code corre-
sponding to the input voltage. In the TARGET 1
design, the Wilkinson ramps and comparators are
implemented in the TARGET ASIC and the coun-
ters are implemented in an FPGA. The comparator
outputs are routed from the TARGET 1 ASIC to
the FPGA to stop the counters.
Each TARGET 1 ASIC has two banks of 16
Wilkinson ramps (one for channels 0–7 and one for
channels 8–15), so that 32 waveform samples are
digitized simultaneously. Accordingly, blocks of 16
consecutive cells in the storage buffer form the basic
unit of the digitization window selection. Individ-
ual blocks may be randomly accessed. Blocks from
two distinct channels are digitized in parallel (chan-
nels 0 and 8, channels 1 and 9, etc.) by the two sets
of Wilkinson ramps.
In the evaluation board used for the tests re-
ported here, Wilkinson counting is accomplished
using a clock signal that is 222.5 MHz and counting
on both rising and falling edges of the clock signal
in order to achieve a 445 MHz counter. While the
counter speed is fixed, the Wilkinson ramp speed
can be adjusted to achieve the desired configura-
tion, with a tradeoff between dynamic range and
digitization time. In the configuration used for the
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Figure 3: Functional TARGET 1 block diagram, with control signals and data paths indicated. After generating an internal
trigger (or receiving an external trigger), a group of 16 analog samples are selected from the first and second group of 8 channels,
in parallel. The “enable” and “write strobe” control lines are indicated as SmplCtrl (8 enable signals and 2 write strobes). The
8 enable signals correspond to the timing diagram in Figure 2. WilkOut Top provides the comparator outputs from one bank
of 16 Wilkinson ramps, and WilkOut Bot provides the outputs from the other bank of 16. The three control bits in Sel Term
control the three independent switches for selecting the input impedance. The FPGA tells the TARGET 1 chip which blocks
to digitize with Sel Row (3 bits identify the row and 3 bits identify the pair of channels to read out simultaneously) and Sel Col
(5 bits identify the column). The 7-bit Trigger bus configures the trigger.
tests described below, the time to complete the full
12-bit (4096-step) range of each Wilkinson ramp is
9.2 µs. The digitization time (ramp time) can be
divided in half by digitizing 11 bits instead of 12
bits, in four by digitizing 10 bits, and so on.
A trigger results in digitization and readout of
all 16 channels. A typical selection window to cap-
ture Cherenkov pulses from IACTs at 1 GSa/s is 64
samples, corresponding to 4 digitization blocks from
each input channel. In the configuration used for
the tests below, the total time to digitize 4 blocks
in each of 8 channel pairs is 4 × 8 × 9.2 = 294 µs.
Faster readout time can be achieved by decreasing
the dynamic range from 12 to 10 or 9 bits.
In addition to the standard mode described here,
TARGET 1 could be operated in a multi-hit mode.
The 4096-sample buffer would be operated as two
2048-sample buffers. While digitization and read-
out of one buffer are occurring, the other buffer
would continue sampling and ping-pong operation
would proceed back and forth between the two.
This mode would be valuable for applications that
require higher readout rates and/or lower dead time
and can accept a smaller buffer depth.
3. Evaluation board
Evaluation of the TARGET 1 ASIC has been per-
formed using the circuit boards shown in Figure 5.
On the left is a board that permits the insertion of
high-frequency signals via SMA input connectors.
This board connects to a board (hereafter “evalua-
tion board”) featuring one TARGET 1 chip and all
other components necessary to support it.
The three main components on the evaluation
board are a single TARGET 1 ASIC (in a 120-pin
thin quad flat pack chip), an FPGA, and a USB
interface. The external communication is via USB
2.0, achieved with a Cypress CY7C68013-56PVC
controller. The FPGA (Xilinx Spartan XC3S400)
controls the digital logic and timing for TARGET 1
readout. Internal FPGA RAM buffers the data be-
fore transfer to the computer via USB. DAQ soft-
ware running on a computer configures the FPGA
through its firmware and receives the TARGET
data. Both occur via the USB 2.0 interface. The
evaluation board interfaces available are: 16 sig-
nal pins, +5 V and -5V power, external trigger
(a board input used to trigger TARGET by an
external source), USB, JTAG for installing new
firmware, and a block of pins to monitor digital
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Figure 4: Schematic diagram of the TARGET 1 switched capacitor array, including terminology used to describe TARGET
sample acquisition. The entire structure is repeated for each of 16 signal input channels per TARGET chip. In this example,
3 blocks are read out to produce a waveform of 48 samples.
TARGET FPGA
USB
+5 V
-5 V
TRIG
Signal Inputs
Figure 5: Photograph of the TARGET 1 evaluation board
(right) and RF input board (left). The 2-mm-pitch, dual-
row connector is designed for direct interconnect to a 64-
channel multi-anode photomultiplier tube (MAPMT) and
also matches the RF input board. The evaluation board
includes one TARGET 1 chip, one FPGA, a USB interface,
an external trigger link, and BNC connectors for +5 V and
-5 V power.
lines.
4. Test results
We used the evaluation board to determine the
basic performance parameters of the TARGET 1
chip. Results are reported below.
4.1. Power consumption
We measured the power consumption of the
TARGET 1 chip alone to be 113 mW (7 mW per
channel) at room temperature and a sampling fre-
quency of 1 GHz. Most (100 mW) of the power
consumed by the chip is due to front-end buffer am-
plifiers, whose consumption could be reduced if nec-
essary. Increasing the event readout rate from 0 Hz
to 70 Hz increases the chip power consumption by
20 mW. The power consumption of the entire eval-
uation board (including the FPGA that reads out
the chip) is 1.7 W at 0 Hz and increases to 1.8 W
at 70 Hz. The camera module prototype (which
includes 4 TARGET 1 chips and 1 FPGA and is
described in Section 5) consumes 4.29 W at 100 Hz
trigger rate, increasing linearly with trigger rate to
4.35 W at 3.3 kHz (the maximum rate currently
supported with the fiber optic interface).
4.2. Sampling frequency
The sampling frequency of the chip is determined
by two external voltages (ROVDD and ROGND)
that together steer a voltage-controlled delay line.
The sampling frequency of the chip was measured at
room temperature by recording a 60 MHz, 500 mV
peak-to-peak sine wave. A sinusoid was then fit to
each recorded waveform to determine the sampling
frequency as a function of ROVDD, as shown in
Figure 6. Sampling frequencies between 0.7 GSa/s
and 2.3 GSa/s are possible.
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Figure 6: Measured sampling frequency as a function of con-
trol voltage (ROVDD). This measurement was made with
row 4 and columns 16 through 19, at room temperature.
The normal operating range is 0.7 GSa/s to 2.3 GSa/s.
Without temperature compensation, the sam-
pling frequency will vary for a fixed ROVDD volt-
age. In practice, the sampling frequency is held
steady through the use of a feedback loop applied
by the companion FPGA. The TARGET 1 chip
produces a ripple oscillator output, proportional
to sampling speed, whose frequency can be com-
pared to that of an external clock. ROVDD is
adjusted by the FPGA via an external digital-to-
analog converter (DAC) to lock the desired sam-
pling frequency.
To determine the performance of this feedback
loop, the evaluation board was tested in a thermal
chamber (TestEquity model 1007C). The temper-
ature was varied between -20 and +50 ◦C while
recording with a nominal sampling frequency of
1 GSa/s. A cable feed-through into the thermal
chamber allowed the evaluation board to be in the
thermal chamber while all other electronics includ-
ing power supplies and signal generator were out-
side of the thermal chamber, in order to isolate the
temperature dependence of the TARGET 1 system
itself. The results of this measurement are shown
in Figure 7. The sampling frequency was found to
vary weakly with temperature at a level which is
consistent with the thermal stability of the clock
on the evaluation board. Further precision in sam-
pling frequency control could be achieved using an
external reference clock.
In addition to the small temperature dependence
of the sampling frequency, there is small row-to-row
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Figure 7: Sampling frequency vs. temperature, using the
control loop described in the text. Measurements were made
every 10.0 ◦C but a small row-dependent horizontal offset
has been applied in the plot for clarity. The nominal sam-
pling frequency for this test was 1 GSa/s, selected with an
ROVDD value of 1.955 V and a ROGND value of 0.595 V
(these were the default values used for most of our tests).
The sampling frequency is weakly dependent on tempera-
ture, decreasing by 0.7% from -20 ◦C to +50 ◦C. There is
larger intrinsic difference between sampling rows: the four
even rows sample 2.0% faster than the four odd rows.
variation. The four even rows sample 2.0% faster
than the four odd rows. This is due to necessary dif-
ferences in the physical layout of the pair of sample
timing generator circuits. Within each row, how-
ever, the sampling frequency is stable. The one-
sigma variation of sampling frequency among all
blocks in even rows is 0.23%. The variation among
all blocks in odd rows is 0.13%. These sub-percent
variations are negligible. The 2.0% variation be-
tween even and odd rows is also very small and
should introduce no issues in photo-sensor readout.
Moreover it is deterministic and could be calibrated
out by using a row-dependent sampling frequency
to determine the absolute time of each sample.
4.3. Trigger performance
Because telescope ambient temperatures could
vary significantly and the trigger circuitry is known
to be temperature dependent, a test of the trig-
ger performance vs. temperature was performed.
The evaluation board was operated in the ther-
mal chamber between -20 ◦C and +50 ◦C. After
each temperature change, the board was allowed to
equilibrate for five minutes before taking data. A
function generator was used to provide square sig-
nal pulses (70 Hz repetition rate, +200 mV pulse
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Figure 8: Trigger signal width as a function of temperature.
The width can be tuned with a control voltage (WBIAS),
and we measured the width vs. temperature for WBIAS
values of 1.0 and 1.1 V. The pulse-to-pulse variation was
determined by measuring the standard deviation of 20,000
pulses at each temperature.
amplitude, 5 ns rise time, 8 ns high time, 5 ns fall
time) and a digital oscilloscope was used to measure
the width of the trigger (“DHIT”) signal for 20,000
events at each temperature. From these events the
mean and standard deviation of the trigger width
were determined at each temperature. The results
of this measurement are shown in Figure 8, for two
values of the control voltage (WBIAS) that sets the
trigger width.
These results indicate first that the trigger per-
forms normally over the full temperature range and
second that the trigger width is somewhat temper-
ature dependent. Other circuitry (such as higher-
level single-telescope and multi-telescope triggers)
that take the trigger signal as input may depend
on the trigger width being within a certain range.
The measured width variation is small enough that
such circuitry should be able to accommodate it. If
necessary, however, a control loop could be imple-
mented in firmware to stabilize the trigger width.
Figure 9 shows the TARGET 1 trigger efficiency
vs. trigger threshold. The chip triggers when
the measured amplitude (after pedestal subtrac-
tion) exceeds the threshold. It can be configured
to trigger on rising or falling edges. For this test,
the pedestal voltage was ∼1400 mV and the sig-
nal was a square pulse with ∼100 mV amplitude.
The trigger efficiency vs. threshold was measured
at temperatures between -20 ◦C and +50 ◦C. The
50% point (i.e., the threshold at which the trigger
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Figure 9: Trigger efficiency vs. trigger threshold, for tem-
peratures between -20 ◦C and +50 ◦C. The efficiency curve
varies little with temperature.
efficiency crosses 50%) varied negligibly with tem-
perature: it was between 1460 and 1467 mV for all
eight temperatures tested.
4.4. DC transfer function
For a given direct-current (DC) input voltage, the
chip outputs a particular 12-bit ADC code speci-
fying the number of ADC counts recorded by the
Wilkinson counter. The transfer function mapping
input DC voltage to output ADC counts is smooth
and monotonic in the 0.6 to 1.6 V input range. Al-
though each capacitor in the storage buffer has a
distinct transfer function, the variation among ca-
pacitors is small, as indicated in Figure 10.
Because the transfer function is not linear, the
gain is a function of amplitude. To determine an
overall estimate of the gain, we fit the mean transfer
function (combining all samples without regard to
capacitor ID or segment ID) with a line in the 0.6
to 1.6 V range. The slope of this best-fit line is the
nominal ADC gain: 0.681 mV per ADC count.
While the variation among capacitors is small,
for precise waveform measurement it is worthwhile
to calibrate each capacitor individually and also to
calibrate each capacitor separately for each segment
position in which it is read out.
We fit a transfer function to each of the 4096
capacitors of a single channel and analyzed the fit
residuals. Using a linear fit, the absolute value of
the residuals is up to 122 ADC counts for some ca-
pacitors and some input voltages. The mean stan-
dard deviation of the residuals (averaged over all
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Figure 10: (a) Mean and variation of the transfer function for all 4096 capacitors composing the sampling array of a single
TARGET 1 ASIC channel. The transfer function was measured for each capacitor and the mean and standard deviation
were determined from the ensemble of transfer functions. The nominal operating range is 0.6 to 1.6 V. (b) Measured transfer
function (points), along with fourth-order polynomial parameterization (curve), for a typical individual capacitor (Capacitor
ID 55). (c) Residuals of the parameterization shown in (b), for the same example capacitor. The standard deviation of the
residuals is 0.9 ADC counts for this capacitor. This analysis includes all samples for each capacitor, without regard to segment
position. More precise calibration can be achieved by treating each segment position independently.
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Figure 11: Calibrated sinusoidal waveform recorded by a
TARGET 1 chip. Recorded samples are plotted as dots and
a sinusoidal fit is plotted as a curve. The signal frequency
was 73.1 MHz and the sampling frequency was 1.05 GSa/s.
capacitors) is 37.9 ADC counts using the linear pa-
rameterization for each capacitor. The conclusion
is that the most precise calibration can be achieved
by using capacitor-dependent and non-linear (but
smooth and monotonic) transfer functions.
A good fit to each capacitor’s transfer function is
achieved with a fourth-order polynomial parameter-
ization. With this parameterization, the absolute
value of the residuals is less than 8.7 ADC counts
for all capacitors and for all input voltages between
0.6 and 1.6 V (with one measurement every 0.1 V).
The mean standard deviation of the residuals (aver-
aged over all capacitors of one channel) is 1.1 ADC
count. The best-fit transfer function and residuals
for a single example capacitor are shown in Fig-
ure 10. For a large-scale IACT array, a calibrated
voltage source (digital-to-analog converter) can be
built into each camera module and used for fast,
automated calibration of transfer functions.
The analysis described above includes all sam-
ple recordings from each capacitor, without regard
to segment position. More precise calibration can
be achieved by treating each segment position sep-
arately. Figure 11 shows an example calibrated
waveform recorded with TARGET 1. Capacitor-
and segment- dependent transfer functions have
been used to convert raw counts to voltages.
These transfer function results are for a particu-
lar Wilkinson ramp speed and corresponding results
have been achieved for other ramp speeds. The
ramp speed can be tuned to achieve a larger dy-
namic range or smaller dead time.
4.5. AC saturation
Section 4.4 presented the transfer function mea-
sured for DC voltages. An ideal digitizer would fea-
ture the same transfer function for arbitrarily high
signal frequencies. In reality, the input buffer am-
plifiers cannot slew fast enough to keep up with the
input signal if the signal frequency and amplitude
are large.
We quantified this AC saturation effect by mea-
suring the transfer function at several different in-
put frequencies, as shown in Figure 12. The mea-
surement was made by generating a sinusoid with a
voltage-controlled oscillator and splitting the signal
with a balanced splitter. One output was routed to
an oscilloscope for monitoring and the other was
connected to the TARGET 1 chip. The capacitor-
dependent DC transfer functions were used to con-
vert the recorded ADC counts to voltages, and a
sinusoid was fit to each recorded waveform to de-
termine the sinusoid amplitude as measured by the
TARGET 1 chip. The recorded amplitude can then
be compared to the input amplitude (calibrated
with the oscilloscope) as a function of both input
amplitude and signal frequency, as shown in Fig-
ure 12.
At low frequency the DC transfer function is
recovered, but saturation is apparent for high-
frequency, high-amplitude signals. In addition to
this saturation behavior, at high frequency the
TARGET 1 gain is lower than at low frequency,
even for small-amplitude signals. This is visible in
Figure 12 as a decrease in the slope of the curves,
at low amplitude, as the frequency increases. This
is due to the finite analog bandwidth of the input
buffer amplifiers, and is quantified in Section 4.6.
The AC saturation effect has been addressed in
the design of TARGET 2 and simulations indicate
it is removed (see Figure 12).
4.6. Analog bandwidth and cross talk
A sinusoidal signal, generated by a voltage-
controlled oscillator (VCO), was connected to
Channel 8 and all 16 channels were recorded. The
VCO signal frequency was varied and several VCOs
were used to span a wide range of frequencies. Fig-
ure 13 shows the bandwidth and cross talk mea-
sured with this method. The 3 dB bandwidth is
150 MHz. A small amount of cross talk (between
1% and 4%, varying with frequency and channel) is
observed, largest in the channels with traces clos-
est to the signal channel on the evaluation board.
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Figure 12: Saturation of the TARGET 1 transfer function for sinusoidal signals at high frequency and large amplitude, as
measured (a) and simulated (b). For low amplitude signals, the slope of the curves is independent of amplitude but dependent
on frequency: this is the finite bandwidth of the chip. Additionally, the curves roll over at high amplitude and do so most at
high frequency: this is the saturation effect. Measurements and simulations were made with sinusoids. The DC limit (0 MHz)
is shown for reference. The saturation has been corrected in the design of TARGET 2. Good agreement between the measured
and simulated response of TARGET 1 provides confidence in our simulation of the TARGET 2 response (c). In TARGET 2
the bandwidth effect is reduced and the saturation effect is eliminated.
11
50 100 150 200 250 300ï45
ï40
ï35
ï30
ï25
ï20
ï15
ï10
ï5
0
4%
1%
3 dB
Frequency (MHz)
At
te
nu
at
ion
 (d
B)
 
 
Ch 8
Ch 5,6,7,9,10,11
Ch 0,1,2,3,4,12,13,14,15
(a)
0 50 100 150 200 250 300
ï12
ï10
ï8
ï6
ï4
ï2
0
Signal frequency (MHz)
At
te
nu
at
ion
 (d
B)
 
 
TARGET 1 (measured)
TARGET 2 (simulated)
(b)
Figure 13: (a) TARGET 1 analog bandwidth and cross talk. A sinusoidal signal was input to Channel 8 of the evaluation
board, and all 16 channels were digitized. A balanced splitter was used to calibrate the signal amplitude on an oscilloscope
simultaneously with the TARGET 1 recordings. The ratio between the digitized and oscilloscope amplitudes is plotted for each
channel as a function of frequency. To measure the attenuation on Channel 8 (the signal channel), a small (100 mVpp) input
amplitude was used in order to avoid saturation effects. For the other channels (the cross talk channels), a large (750 mVpp)
input amplitude was used in order to detect the cross talk above noise. For all runs the internal termination of the TARGET 1
chip was set to 10 kΩ. The cross talk is at the 1-4% level, and the 3 dB analog bandwidth is 150 MHz. As expected, cross
talk decreases for channels that are located physically farther from the signal channel: Channel 8 is plotted in red, channels at
intermediate distances are plotted in black, and channels at the greatest distances are plotted in blue. (b) Measured TARGET 1
frequency response compared with simulated TARGET 2 response, showing that TARGET 2 is designed to have a significantly
larger (> 380 MHz) bandwidth.
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Figure 14: Cross-talk matrix at 156 MHz. The cross talk
is defined as the ratio between output amplitude and input
amplitude, not as the ratio between output amplitude and
output amplitude on the signal channel. Diagonal entries
are off-scale and have been set to full-scale. The matrix is
symmetric. Cross talk values are in the 1% to 3% range. The
cross talk level depends strongly on the distance between
input and output channels. It depends weakly on whether
the two are in the same even/odd group or not, which induces
a checkerboard pattern in the matrix.
The nominal cross talk value is determined by com-
paring the not-connected channels with the signal
channel at the 3 dB frequency (i.e. after attenua-
tion of the signal channel by the finite bandwidth)
and yields a value ≤ 4% for all channels.
In addition to the cross talk measurement shown
in Figure 13 for a range of frequencies and a sin-
gle input channel, we measured the full cross-talk
matrix for all input/output channel combinations
at 156 MHz (near the 3 dB frequency). The cross
talk trend indicated in Figure 13 for Channel 8 in-
put continues for other channels: the cross talk de-
creases as the difference between channel numbers
increases. Because Channel 8 is in the middle of the
channels, it therefore corresponds to the worst case
of cross talk. Signals input to channels at one end
of the range or the other induce a small amount of
cross talk on channels at the opposite end. The full
cross-talk matrix at 156 MHz is shown in Figure 14.
4.7. Noise
The noise level was measured by taking high-
statistics recordings of the pedestal voltage (set to
1.3 V for this test) with each capacitor. The on-
board pedestal voltage was used, rather than sup-
plying an external DC voltage, in order to mini-
mize external noise injection. The standard devi-
ation of recorded amplitudes provides an estimate
of the noise level. This noise level was found to be
capacitor-dependent, with a mean value of 3.3 ADC
counts (2.2 mV). This includes common-mode noise
injected by the onboard voltage source. Removing
this common-mode noise statistically, we estimate
the intrinsic noise level of the TARGET 1 chip to
be 2.6 counts or 1.4 bits. This measurement was
made with the same ramp speed used to measure
the transfer function reported in Section 4.4.
Thermal noise in the capacitors of the TAR-
GET 1 storage buffer contributes significantly to
the overall noise level in signal digitization. Given
a storage cell capacitance of 42.0 fF, the thermal
noise level at an operating temperature of 300 K is
approximately 0.31 mV, using the relation
VRMS =
√
kBT/C, (1)
where kB is Boltzmann’s constant, T is the operat-
ing temperature, and C is the storage cell capaci-
tance.
4.8. Dynamic range
The transfer function and noise results, measured
using the same ramp speed configuration described
above, can be combined to determine the effective
(noise-subtracted) dynamic range of the digitizer.
The operating range in this configuration is 0.6 to
1.6 V (939.2 to 2399.7 ADC counts). This corre-
sponds to a dynamic range of 1460.5 ADC counts,
or 10.5 bits. The mean (averaging over all capaci-
tors) noise level is 2.6 ADC counts after common-
mode noise subtraction, corresponding to 1.4 bits
of noise. The effective dynamic range is therefore
10.5− 1.4 = 9.1 bits. This can be increased (or de-
creased) by changing the ramp speed, resulting in
a correspondingly larger (or smaller) dead time.
5. Camera module prototype
In addition to the evaluation board, which fea-
tures one FPGA and one TARGET 1 chip, a pro-
totype front-end camera module board has been de-
signed and produced. A photograph of this module
is shown in Figure 15. The module features four
TARGET 1 chips and one FPGA (Xilinx Virtex
XC5VLX30T), along with a high-voltage supply, a
USB interface, and a fiber optic interface. Simi-
larly to the evaluation board, DAQ software on a
PC communicates with the FPGA firmware, and
the FPGA controls the four TARGET 1 chips.
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Figure 15: Prototype camera module. On the right is a MAPMT (Hamamatsu model H8500D-03, eight pixels by eight pixels).
This connects to four TARGET 1 daughter boards (vertical). In addition to the four TARGET 1 boards there are two main
boards (horizontal) which together have an FPGA, a high voltage supply, a USB interface, and a fiber optic interface. The
fiber provides the primary interface and the USB is used for initial testing.
While a USB interface was included for initial
testing, the primary interface is a fiber optic that
carries both trigger signals and data at a high rate
from the camera module to a backplane. A sus-
tained readout rate of 3.3 kHz has been achieved
(operating the fiber interface at 1 Gbps) from
the camera module, reading out all 64 photosen-
sor channels of the module, with 48 samples per
channel, for each event. With a single-event size
of 6556 bytes, this corresponds to a data rate of
21.6 MB/sec. The FPGA firmware can be upgraded
to achieve 2 Gbps and a 6.6 kHz event rate. A serial
protocol is used to carry trigger signals and data on
the same fiber.
With four TARGET 1 chips and a single FPGA,
the camera module board can read out 64 photo-
sensor channels with a single compact module. The
module is well suited to interface with a single 64-
channel MAPMT. It could also read out 64 sili-
con photomultiplier (multi-channel photon counter)
pixels or individual PMTs. Dozens of such mod-
ules can be used to provide the front-end readout
electronics for a telescope camera. They can each
connect via fiber optic to a backplane that per-
forms telescope-level trigger logic and collects data
to transfer from the telescope.
6. TARGET 2
The basic performance of the first TARGET
ASIC prototype (TARGET 1) for application in
VHE gamma-ray astronomy has been demon-
strated. Design and fabrication of a second gen-
eration of the TARGET chip (TARGET 2) is com-
plete and its performance will be similarly char-
acterized. The specifications for TARGET 2 are
shown in Table 1. TARGET 2 features 16,384
sample capacitors per channel instead of 4,096 (in
order to increase the buffer depth from 4.1 µs to
16.4 µs at 1 GSa/s) as well as 512 Wilkinson ADCs
instead of 32, which allows more parallel digitiza-
tion in order to decrease the dead time. The in-
creased buffer depth will provide sufficient time to
perform sophisticated multi-telescope trigger logic
within the IACT array, allowing improvements in
hadronic shower background rejection and enabling
a lower energy threshold.
Waveform sampling and storage are decoupled in
TARGET 2 by using a two-stage transfer system:
a small sampling buffer transfers to a large ana-
log ring buffer for storage. Sampling is performed
by a small ping-pong buffer consisting of two lanes
of 32 samples each. One lane samples while the
other transfers to a large storage buffer (the second
14
stage). The storage buffer features 8 rows with 64
columns per row and one block of 32 samples per
(row, column) combination, for a total of 16,384
storage cells. The two-stage system increases the
analog bandwidth, lowers digitization noise, and re-
duces the number of timing calibration constants
required.
Noise and cross talk are reduced by using pseudo-
differential sampling preamps. The control signals
to start and clear the Wilkinson ramp signals are
provided by the FPGA in TARGET 1 but are incor-
porated into the ASIC itself in TARGET 2; these
allow configuration of a delay between the counter
start and ramp start. The ramp start voltage and
speed are controlled by external control voltages for
both chips. Self-triggering capabilities have also
been expanded in TARGET 2: while the TAR-
GET 1 trigger is the OR of the 16 individual chan-
nel comparators, TARGET 2 provides 4 separate
trigger signals each of which is the analog sum of 4
channels, as well as a fifth trigger signal which is the
analog sum of all 16 channels. This enables more
sophisticated, fine-grained trigger logic. Finally,
TARGET 2 includes internal threshold DACs, tran-
simpedance amplifiers, and a DAC to control the
width of the trigger signal (accomplished with the
external WBIAS control voltage in TARGET 1).
7. Conclusion
We have described the architecture of an ASIC
tailored to the low-cost, high-multiplicity require-
ments to read out the photodetectors of the
Cherenkov Telescope Array. The 16-channel TAR-
GET 1 chip has been evaluated and meets nearly all
requirements for such an application. In addition,
we produced a front-end camera module prototype
to demonstrate integration of TARGET into a sys-
tem capable of reading out an IACT focal plane.
The camera module can currently read out events
at 3.3 kHz through a fiber optic link, upgradable in
firmware to 6.6 kHz.
A second-generation digitizing ASIC, TAR-
GET 2, has been designed and fabricated and will
be characterized in the same way as reported here
for TARGET 1. TARGET 2 incorporates a deeper
buffer architecture, reduced dead time, more func-
tionality integrated into the ASIC itself rather than
the companion FPGA, and expanded triggering
capabilities which will enable sophisticated trig-
ger logic at both the single-telescope and multi-
telescope level. TARGET 2 is expected to meet
the requirements for the IACT application.
The deep buffer and high channel multiplicity
of the TARGET design enable flexible triggering
and low per-channel cost, power consumption, and
weight. In addition to CTA, the TARGET ASIC’s
programmable input termination, narrow digitiza-
tion selection window, fast signal conversion, and
large channel multiplicity make it useful for a num-
ber of other applications. These include drift cham-
ber readout, collider detectors for kaons and muons,
and a variety of focal plane array readout systems.
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